High performance analog/digital elements have been successfully fabricated by 0.13µm low-K/Cu logic based mixed-signal CMOS process in a single chip to enable 2.1Gb/s read-channel for HDD, that's record-high data rate supported by fully CMOS solution. The high performance analog (HPA) devices demonstrate superior drivability, matching, noise immunity, and reliability by a unique dual gate oxide module to support aggressive oxide thickness scaling and maintain promisingly good reliability in all aspects.
I. Introduction
The continuous advancement of CMOS technology has paved the way for SoC ( System-on-a-single-Chip) platform development via the integration of high speed digital circuits and mixed-signal (MS) or RF elements in a single chip. Hard disk drive (HDD) read-channel (RC) IC which demands high density recording and high speed processing turns out a good practice for CMOS logic based SoC technology [1] - [4] .The choice between analog and digital schemes to implement the major functions of RC is based on several trade-offs. A digital implementation can reduce design cycle time and enable easier migration to next generation technology but may suffer higher cost in Si area estate with larger transistor count and higher power. However, the demand of higher performance and faster time-to-market (TTM) has driven the trend toward digital RC architecture [1] . In this topology, the analog signal containing HDD data is sampled and digitized by a fast ADC. The equalization is done by the analog filter and some by digital filter, and the detector is implemented digitally. The migration to more digital-intensive RC design enables a faster fabrication process, higher circuit speed, and faster TTM attributed to less re-design effort. In this paper, we will report a successful practice on 2.1Gb/s RC by using aggressively scaled IO/analog devices of T OX =37Å and L G =0.24µm combined with high speed logic core of T OX =17Å and L G =80nm, both under over-drive at 2.5/1.2V respectively. Noise and reliability are two major challenges for the high data-rate RC at the speed beyond 1Gb/s and the whole suite of issues move from second order effect to major concern such as interconnect delay, noise coupling, VCO (voltage controlled oscillator) jitters, etc. We will prove HPA's advantages in terms of lower flicker noise, better matching, better TDDB (time-dependent-dielectric breakdown) and HCI (hot carrier injection) lifetimes, and comparable NBTI (negative bias temperature instability) hardness.
II. HPA Device Performance and Reliability

1) HPA Device Performance-Active and Passive
As mentioned, fast ADC is required for digital-intensive RC design and Figure-of Fig.1 illustrates data rates simulated for read-channel circuit in which over-drive from 1.0V to 1.2V can boost data rate from 1.3/1.5Gbit/s to 1.7/2.09Gbit/s corresponding to normal/enhanced logic circuit architecture. Low-K/Cu did some help on reducing wire-delay and enhancing the speed. Besides the high speed transistors, passive elements of high linearity and good matching required for RC circuit are summarized in Table 2 . Linear MOScap with voltage sensitivity as small as 5700ppm/V << spec.=20,000ppm/V has been realized by an extra heavy dose N + implant as shown in Fig.2 . ID MoM capacitor is an offering free of extra mask but a smart utilization of low-k/Cu interconnect coupling capacitance.
2) HPA Device Matching and Noise
Besides drivability and speed, matching and noise are two important factors to be verified for HPA devices. Table 3 illustrates mismatch in terms of Avt-gm, Aidsat, and Abeta representing slope of the standard deviation of V T , I DSAT , and β's mismatch vs. 1/(WL) 1/2 . The advantage of HPA 3 7Å devices featured by obviously less mismatch has been identified as compared to standard 50Å IO, that's around 25/50%, 35/20%, and 53/23% less in mismatch in terms of Avt-gm, Aidsat, and Abeta. It's noted that low V T NMOS as one of device offerings required for RC provides further reduction of mismatch, that's expected by dopant fluctuation theory. Regarding benchmark on noise performance as shown in Fig.3 , HPA 37Å devices indicate around one order lower noise spectrum level than 50Å IO for nominal device (L MASK =0.28µm) and around 1/2 order lower for longer device (L MASK =1.2µm) in the freq. range of 4~100Khz. The lower noise presented by HPA devices suggests better oxide/Si interface achieved by the unique dual gate oxide module and will be supported by better TDDB and HCI lifetime in the following section. Triple well is one of technology offerings in Table 3 to improve noise isolation as shown in Fig.4 where noise coupling measured by S 21 has been effectively suppressed by around 25/15dB corresponding to 0.1/10Ghz, respectively.
3) HPA Device Reliability -TDDB, NBTI, HCI
It's recognized that reliability is actually the major challenge to HPA and logic core devices adopting aggressively scaled oxide subject to over-drive. Table 4 show that 37Å oxide working under over-drive at 2.75V can successfully pass TDDB with lifetimes of 90.3/48.7yrs for N/P devices, i.e. around 8/4 times higher than the spec.=10yrs while the margin is obviously degraded for regular oxide to around 2 times for NMOS but nearly zero for PMOS. As for 17Å core devices under over-drive at 1.2V, PMOS TDDB turns out a more tough issue and the better oxide/Si interface offered by the HPA 37Å oxide recipe in this work does help on core 17Å TDDB improvement and assure the pass under over-drive at 1.2V+5% as shown in Fig.5 . PMOS NBTI is another critical reliability factor for analog application and Fig.6 shows that 37Å HPA PMOS can pass NBTI with lifetime@(0.1% cum. fail) of 6.18yrs >spec.=5yrs defined by 10% I DSAT degradation at 125 o C. Again, better oxide/Si interface contributed better HCI lifetimes for NMOS devices as shown in Fig.7(a) and (b) with 0.1% cum. lifetime=7yrs for std-V T and 17.4yrs for low-V T , respectively.
III. Conclusions
Manufacturable logic based HPA process has been developed for high-end read-channel. The excellent performance in terms of speed, matching, and noise has been demonstrated and promisingly good reliability has been maintained simultaneously. 
